Regviz

Silicon Labs /ZGM230SA27HGN /CMU_S /LCDCLKCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LCDCLKCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32FG23B010F512IM40/CMU_NS/LCDCLKCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CLKSEL

Description

No Description

Fields

CLKSEL

Clock Select

1 (LFRCO): LFRCO is clocking LCDCLK

2 (LFXO): LFXO is clocking LCDCLK

3 (ULFRCO): ULFRCO is clocking LCDCLK

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data